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Abstract—The management of shared hardware resources in
multi-core platforms has been characterized by a fundamental
trade-off: high-performance arbiters typically employed in COTS
systems offer no worst-case guarantees, while dedicated real-time
controllers provide timing guarantees at the cost of significantly
degrading system performance. In this paper, we overcome this
trade-off by introducing Duetto, a novel hardware resource
management paradigm. Duetto pairs a real-time arbiter with a
high-performance arbiter and a latency estimator module. Based
on the observation that the resource is rarely overloaded, Duetto
executes the high-performance arbiter most of the time, switching
to the real-time arbiter only in the rare cases when the latency
estimator deems that timing guarantees risk being violated. We
demonstrate our approach on the case study of a multi-bank
memory. Our evaluation based on cycle-accurate simulations
shows that Duetto can provide the same latency guarantees as
the real-time arbiter with limited loss of performance compared
to the high-performance arbiter.
I. INTRODUCTION
The exigent performance, power, and area required from
modern real-time embedded systems motivate the demand to
deploy them using multi-core platforms. This led to a chal-
lenging task: predictably managing shared hardware resources
among cores such that the timing requirements of the system are
still honored. Shared buses, I/Os, caches, and main memories
are examples of these resources. Existing Commercial-Off-The-
Shelf (COTS) arbiters for these resources (e.g. FCFS, priority-
based [1], and reordering arbiters [2]) are designed to achieve
high average performance, which comes at the cost of losing
predictability guarantees.
To address this challenge, researchers have proposed so-
lutions to redesign the arbiters [3], [4] and controllers [5],
[6] for these resources such that they achieve predictability
by construction. In addition to the commonly used Time
Division Multiplexing (TDM) [3] and Round Robin (RR)
schemes, researchers also proposed Harmonic RR (HRR) [4],
and weighted [7] arbitration schemes. To the opposite extreme
of high-performance arbiters, these solutions provide strict
timing guarantees on maximum resource access latency at
the expense of significantly degrading systems performance.
The reason is that advanced optimizations employed by high-
performance arbiters typically induce pathological scenarios
that lead to extremely high latency in the worst case [8], and
must be disabled to provide tight latency bounds. Nonetheless,
such pathological scenarios rarely happen in practice.
In this work, we address the fundamental trade-off between
average performance and predictability by introducing the
Duetto reference model. We show that our reference model
can assist a hardware designer in creating an architecture
that provides latency guarantees with minimal loss of aver-
age performance. Specifically, we propose to pair a simple,
predictable Real-Time Arbiter (RTA) with a High-Performance
Arbiter (HPA), and to associate latency requirements to each
core/requestor in the system. At run-time, a dedicated estimator
component monitors the state of the system. Even under heavy
load, most of the time, the resource is not overloaded, and no
pathological case can be triggered; thus, the HPA is allowed
to arbitrate accesses at no risk and maintains high average
performance. Only in the rare cases when the resource is
overloaded, and the maximum latency of a request could be
violated, the architecture switches to the RTA to guarantee the
satisfaction of all latency requirements. More in details, we
make the following contributions. 1) We provide a conceptual
description and formalization of the Duetto reference model in
Section III. 2) We exemplify the usage of Duetto to design
a controller architecture in Section IV for the case study
of a system where cores share an interconnect to a shared
multi-bank memory. The interconnect deploys a separate read
and write bus connecting all cores to all memory banks and
memory bus, which resembles the commodity buses existing
in modern Systems-on-Chip (such as the ARM’s AXI [9]). 3)
Section V provides a detailed evaluation of the architecture in
the case study by implementing the aforementioned resource
and controller architecture in MacSim [10], a multi-core full-
system, cycle-accurate simulator. Our results show that the
derived architecture can achieve very close performance to
a conventional high-performance arbiter while providing tight
latency guarantees.
Duetto has been inspired by the Simplex reference
model [11]. Simplex prevents safety violations by pairing
a high-performance but unreliable component with a low-
performance but trustworthy component and using a run-time
checker to ensure that the unreliable component does not drive
the system to an unsafe state. However, the semantics of the two
models are not equivalent: our goal is to control the output of
high-speed hardware arbiters at the granularity of a clock cycle,
requiring a high level of parallelism in the execution model that
cannot be easily supported in the Simplex logic framework.
II. CASE STUDY
We begin by describing the multi-bank memory used in
our case study, so that we can use it as a running example
throughout the paper. We selected such resource since it allows
us to highlight the key steps in the proposed design method-
ology, especially concerning parallelism in the hardware; at
the same time, its behavior is not so complex as to prevent
us from fully detailing the latency analysis in the available
space. However, we have also validated the reference model on
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Fig. 1. An example schedule for 4 requests accessing different banks with
tbus = 4 and tr = tw = 3.
more complex memory models (specifically, Dynamic Random
Access Memories (DRAMs)).
We consider a memory comprising N independent banks
b1, ..., bN . All banks share one Read Bus (RB) and one Write
Bus (WB). Each bank can only process either one read opera-
tion or one write operation at a time. A read operation requires
tr clock cycles to access the data in the bank, followed by tbus
cycles to transfer the data on the read bus. A write operation
requires tbus cycles on the write bus, followed by tw clock
cycles to store the data in the bank. A memory controller
receives memory requests from cores, arbitrates among such
requests, and sends read/write commands to the banks to trigger
memory operations. The controller cannot issue a command to
a bank bj if the bank is busy processing a previous operation,
or if doing so would create a bus conflict with the operation
of a different bank. This implies that the controller can send at
most one read and one write command to two different banks at
the same time. Sending such commands takes one clock cycle.
An example schedule is shown in Figure 1. We assume that
the system is initially idle, then the following requests arrive at
the controller: two read requests for bank b1; one write request
for b2; and one read request for b3. At time 0, the controller
can send both a read command to b1 and a write command to
b2. The controller must then wait until t = 4 to send the read
command to b3, since sending it earlier would cause a read bus
conflict. Finally, to issue the second read command to b1, the
controller must wait until the latest of two events: the bank to
become idle and for the absence of read bus conflict, which
means the command is issued at t = 8.
III. REFERENCE MODEL
We introduce the Duetto reference model. Specifically, we
first decompose the system into a set of communicating con-
ceptual components as shown in Figure 2. Then, we detail the
execution model and discuss the provided latency guarantees.
A. Requestors and Requests
We assume that the system comprises M distinct requestors
{P1, ..., PM}, which issue requests for service to a shared
resource. Depending on the resource, requestors could be cores,
bus masters/DMA devices, or in general, any active hardware
component. Upon being issued, a request is first stored in a
request buffer; we call this the arrival time of the request.
An arbiter then mediates access to the resource based on the
stored requests. Finally, a request is removed from the request
buffer once it completes service at the resource; we call this the
finish time of the request. We assume that the requests of each
requestor Pi can be totally ordered based on their arrival time,




































Fig. 2. Duetto reference model.
a type; function T (ri,j) returns the type of ri,j . We use R to
denote the set of outstanding requests (requests that arrived and
have not yet finished) at any one point in time; conceptually,
this represents the state of the buffer.
Example: in our case study, requestors are out-of-order cores.
The type of a request is either read or write. Each core can
issue multiple concurrent requests to any subset of banks. The
considered arbiter resemble those in COTS by increasing par-
allelism through allowing to service requests out of order [2],
[12]. For simplicity, we assume that a request finishes after the
arbiter sends its read/write command; if the designer wishes to
instead consider the time at which the bus transfer is completed,
we can add either tr + tbus (for read) or tbus (for write) to the
computed latency.
B. Request Latency and DTracker
The goal of Duetto is to provide worst-case guarantees on
the latency of each request. Since a requestor can have multiple
outstanding requests, and requests do not need to be serviced
in the same order they arrive, it is necessary to precisely define
the concept of latency. Following related work [12], [13], we
use the following definition:
Definition 1 (Queuing and Processing Latency). Let tai,j be
the arrival time of request ri,j , let t
f
i,j be its finish time, and
let tri,j = t
f
i,k be the latest time at which a previously arrived
request ri,k, k < j of the same requestor finishes (or time 0







, while the processing latency is
max
(
0, tfi,j −max(tri,j , tai,j)
)
.
Figure 3 shows an example with three requests. Note that
since tri,j < t
a
i,j , the queuing latency of ri,j is zero. As
in all related work, our methodology bounds the processing
latency only. The key reason is that whenever a requestor issues
multiple requests and stalls until they complete, the stall time
is upper bounded by the sum of the processing delay of the
requests. In particular, as discussed in [5], this means that the
delay suffered by a real-time task executed on a core accessing
a shared resource can be bounded by the sum of the processing
delay of the requests issued by the task. For this reason, the


















Fig. 3. Queuing and processing latency example. Assume that all previous
requests ri,k with k < j finish before t
a
i,j . We use ↑ for the arrival time tai,j




processing latency of ri,j+1, which is covered by the processing
time of ri,j , is set to zero.
Based on the above discussion, latency requirements in our
reference model are expressed by associating each requestor Pi





which represents the maximum allowable processing latency
for each request of that requestor and type. Consequently, the
finishing time of every request ri,j must be no later than









The Deadline Tracker (DTracker in Figure 2) component
is responsible for maintaining such information. Note that
it suffices to maintain a single absolute deadline for each
requestor Pi, associated with its oldest outstanding request
ri,j : this is because subsequent requests of Pi cannot have an
absolute deadline earlier than the finish time of ri,j . To simplify
exposition, in the rest of the paper we will thus use the term
“oldest request” to denote any request that is the oldest for its
requestor (rather than the oldest among all requestors).
C. Commands and Resource Interface
An arbiter controls the resource to service requests by issuing
one command every clock cycle. Like requests, every command
is characterized by a type. A “no-operation” NOP command
is used whenever the resource is idle.
Example: based on the discussion in Section II, the resource
accepts four types of commands: NOP , RD, WR, and
RD/WR. Note that while in this case a request is serviced
by a single command, depending on the resource, additional
commands might be required. For example, a DRAM request
might require a PRE, ACT and CAS commands [14].
We assume that the command semantic is defined by an
automata, which we call the resource interface. Essentially, the
interface defines the “contract” between the resource and the
arbiter; in this sense, it does not need to model the low-level
internal state of the resource, but rather only those details that
are relevant in terms of the behavior of the commands. For
many resource types, the interface is defined by a standard,
e.g. JEDEC for DRAM [14]. Let S to denote the current state
of the resource interface; we say that a command is valid
in S if the resource can accept that command. We further
say that a command is legal if it is valid and satisfies an
outstanding request in R, and use L(S,R) to denote the set
of legal commands. Note that a command might be valid but
not legal: for example, a requestor might issue a read request
to a memory resource, and an erroneous arbiter might then
generate a valid but incorrect write command for that request.
Example: the behavior of the resource interface can be defined
using N + 2 timers: cr, cw for the read and write bus, and
cbj for each bank bj . c
r (cw) is set to tbus every time a RD
(WR) command or RD/WR command is issued. Whenever a
2












tbus + tw tbus + tw tbus + twtr+tbus tr+tbus tr+tbus tbus tbus tbus 
Fig. 4. Unbounded latency. A read request to b1 is never ready, since the read
bus is occupied whenever b1 becomes idle.
command is sent to bank bj , c
b
j is set to either tr + tbus (for
a read operation) or tbus + tw (for a write). A command is
valid only if all relevant bank and bus timers are zero. We say
that a request is ready if it can be serviced by issuing a legal
command in the current clock cycle.
D. High-Performance and Real-Time Arbiter
The reference model comprises two arbiters: a High-
Performance Arbiter (HPA), which we assume to be optimized
for maximum average performance, and a Real-Time Arbiter
(RTA), optimized for tight latency bounds. Since this paper
focuses on timing requirements, and not functional verification,
for simplicity, we will assume that the HPA is correct, in
the sense that it always issues legal commands 1. However,
we do not make any further assumptions on the way that
requests and their corresponding commands are scheduled by
the HPA. This ensures that the latency guarantees provided by
our methodology are completely independent of the HPA. On
the other hand, the behavior and internal state of the RTA,
which we denote as A, must be explicitly modeled.
Example: for our evaluation in Section V, we employ a First-
Ready, First-Come-First-Serve (FR-FCFS) arbiter as the HPA.
At each clock cycle, this arbiter selects among ready requests,
and gives priority to requests based on their arrival time. We
choose this arbiter because, as shown in literature [2], it tends
to maximize performance in terms of the overall Instructions
Per Cycle (IPC) of the system by favoring applications with
high IPC that can issue multiple concurrent memory requests.
However, note that this arbiter does not provide any latency
guarantee. In particular, as shown in Figure 4, we can construct
a pattern of memory accesses where a read request to bank b1
can be stalled for any amount of time by a sequence of write
requests to b1 and read requests to other banks. We discuss the
design of the RTA in Section IV.
E. Execution Model and Latency Guarantees
Finally, we discuss the execution model and how latency
requirements are guaranteed by the Worst-Case Latency esti-
mator (WCLator) component, which is the core of our refer-
ence model. As Figure 2 illustrates, the two arbiters operate
independently and in parallel. Every clock cycle, each arbiter
selects one command (possibly NOP ) based on its internal
state, as well as the states S,R of the resource interface and
request buffer. In parallel, the WCLator selects between the two
arbiters; the command of the selected arbiter is then issued to
the resource through the multiplexer in the figure. Since the
command issued in a clock cycle might be different from the
one selected by an arbiter, we require that each arbiter updates
1If the correctness of the HPA cannot be verified, the methodology can
be extended with an additional checker module that checks the legality of the
commands based on the states S,R of the resource interface and request buffer.
1138 Design, Automation and Test in Europe Conference
its internal state based on the actual issued command, rather
than the one it selects. It is essential to note that because we
are targeting high-speed hardware implementation, we assume
that the WCLator must make its decision without knowing
which commands are selected by the two arbiters: otherwise,
the WCLator logic would have to be placed in series with the
arbiters, which could greatly slow down the clock speed.
To decide between the arbiters, at each clock cycle and for
each requestor Pi with one or more outstanding requests, the
WCLator computes an upper bound to the finish time tfi,j of
its oldest request ri,j , under the assumption that any legal
command can be sent in the current cycle, while the RTA
is selected in all future cycles. If for each such requestor,
the computed finish time is less than or equal to the deadline
di,j , then the WCLator selects the HPA. Otherwise, it selects
the RTA. The intuition for this decision is that if the computed
finish time is no larger than the deadline, then it is safe to
continue with the (legal) command that is selected by the HPA.
Note that the WCLator’s estimation can be based on the current
states S,R and A of the resource interface, request buffer
and RTA. We next formally prove that the system meets all
deadlines, as long as the latency requirements are not set to a
smaller value than the latency guarantees provided by the RTA.
Definition 2 (Static Worst-Case Latency (WCL) Bound). For





upper bound to the processing latency of ri,j assuming any
possible state of the resource interface S, request buffer R and
RTA A at time max(tri,j , t
a
i,j), and that the WCLator always
selects the RTA from max(tri,j , t
a
i,j) onward.
Theorem 3. No request misses its deadline if for all requestors









Proof. By contradiction, assume there exists a request ri,j









and no older request of Pi can finish after t
r
i,j ,
it follows that ri,j is the oldest request of Pi in the interval
[max(tri,j , t
a
i,j), di,j ]. We consider two cases: (1) the WCLator
always sends commands of RTA in [max(tri,j , t
a
i,j), di,j − 1];
(2) or the WCLator sends at least one command of HPA during
such interval; in which case let t be the latest time at which an
HPA command is sent.
Case (1): by Definition 2 and since the RTA is always

















= di,j ; a contradiction.
Case (2): since the WCLator selects the HPA at time t,
while the RTA is selected for all following cycles until di,j ,
and because by assumption the HPA is correct, it follows that
tfi,j ≤ di,j , again a contradiction.
The key intuition behind Duetto is that using run-time
information on the state of the system typically allows the
WCLator estimation to be much tighter than any possible static
WCL bound. Hence, unless the system becomes fully loaded,
the WCLator can keep selecting the HPA and avoid loss of
average performance.
IV. ARCHITECTURE DESIGN
We next show how to employ the reference model to de-
sign a concrete architecture. We consider a use-case where
the resource, HPA and request buffer have already been de-
signed/implemented, and the designer wishes to add support
for latency requirements using Duetto. The detailed DTracker
design depends on the request buffer, but we argue that it is
generally straightforward 2. Therefore, we focus on the design
of the RTA and WCLator. We do not claim that an automated
process is possible; however, we believe that the design can
proceed through a sequence of four conceptual steps, which
we illustrate based on our case study.
Step (A): RTA design. We design a dynamic RR arbiter, which
provides the same latency guarantees to every requestor without
unduly limiting bank parallelism. A requestor is removed from
the RR queue when its oldest request finishes, and enqueued
at the back of the RR queue if it has any outstanding request.
For a requestor Pi, we use hpi to denote the set of higher
priority requestors, i.e. the requestors that are ahead of Pi in
the RR queue. We say that a request of Pi to bank bk is
blocked if there is a non-ready oldest request of a requestor
in hpi that also targets bk. The RTA arbitrates between non-
blocked ready requests based on a two-level arbitration scheme:
in the first level, it gives priority to oldest requests over non-
oldest requests; at the second level, it uses the RR order of
requestors. This means that if, for example, the oldest request
of the highest priority requestor is non-ready because its bank
is busy, the controller can still service a lower priority request
to another bank. However, if the highest priority request is non-
ready because its data bus is busy, the controller cannot service
a lower priority request of the opposite type (read to write or
vice versa) to the same bank, since this could result in the
pattern in Figure 4.
Step (B): Dynamic RTA Latency Analysis. We compute an
upper bound to the remaining latency (i.e., the time to finish)
of the oldest request ri,j of Pi assuming that the RTA is
always selected. We encode the states S,R and A into a small
set of analysis parameters used to derive latency equations.
Due to space limitations, we only consider the case of a read
request, but the write case is similar. Let bk be the bank
targeted by ri,j . We use k
bank,r, kbank,w to denote the number
of read/write oldest requests of requestors in hpi that target
bk, and k
bus,r, kbus,w to denote the number of oldest requests
of requestors in hpi that target another bank; note that such
parameters can be easily derived at run-time based on the state
of the request buffer R and RR queue in the RTA (A).
Theorem 4. If the oldest request of Pi at time t is read request
ri,j targeting bk, and the RTA is always selected from t onward,
its remaining latency tfi,j − t is bounded by:
if kbank,w = 0 : cinit,r + kbank,r · (tr + 2 · tbus − 1) +
kbus,r · tbus + 1, (1)
if kbank,w > 0 : cinit,rw + kbank,r · (tr + 2 · tbus − 1) +
kbank,w · (tw + 2 · tbus − 1) +
(kbus,r + kbus,w) · tbus + 1, (2)
2To simplify implementation, it is preferable to store the number of cycles
remaining until the absolute deadline, rather than the absolute deadline itself.
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where:
if cr ≥ cbk : cinit,r = cr, (3)
if cr < cbk : c
init,r = cbk + tbus − 1, (4)
if cr ≥ cbk ∧ cw ≥ cbk : cinit,rw = max(cr, cw), (5)
if cr < cbk ∨ cw < cbk : cinit,rw = cbk + tbus − 1. (6)
Proof. Since oldest ready requests are arbitrated in RR order,
and requests to bk are blocked if there is a higher priority non-
ready request, it follows that the RTA will service a sequence of
exactly kbank,r+kbank,w requests to bk followed by ri,j itself.
Furthermore, after a request in the sequence becomes ready and
non-blocked, it can still be delayed by higher priority requests
targeting the same bus but a different bank; if kbank,w > 0, then
conflicts can happen over both the read and write bus; hence
we consider kbus,r + kbus,w conflicting requests, otherwise
(kbank,w = 0), we only consider the kbus,r read requests. Then,
the remaining latency of ri,j can be obtained by summing:
(1) the time until the first request in the sequence to bk first
becomes ready; we call this either cinit,r (if kbank,w = 0) or
cinit,rw (if kbank,w > 0). (2) The latency between issuing the
command for one request in the sequence, and the time the next
request in the sequence becomes ready. Each request in the se-
quence occupies bk for either tr+tbus (read) or tbus+tw (write)
cycles; furthermore, a lower priority request could be serviced
the cycle before the bank becomes idle, adding an extra tbus−1
cycles of delay. Hence, the overall latency over the sequence is
equal to: kbank,r ·(tr+2 ·tbus−1)+kbank,w ·(tw+2 ·tbus−1).
(3) The delay of higher priority requests targeting a different
bank; as argued, this is (kbus,r + kbus,w) · tbus if kbank,w > 0,
and kbus,r · tbus otherwise. (4) One clock cycle to issue a RD
or RD/WR command to service ri,j . Summing the four terms
yields Equations 1, 2.
Finally, we consider cinit,r, cinit,rw. As shown in Equa-
tions 3-6, the two cases differ only in which bus timers we
need to consider, based on the type of requests in the sequence
to bk. If at time t, the relevant bus timer(s) is larger or equal
than the bank timer cbk, then the first request in the sequence
will become ready when the bus timer(s) expire. Otherwise, it
is again possible for a lower priority request to be serviced one
cycle before bk becomes idle, resulting in an initial delay of
cbk + tbus − 1. This concludes the proof.





is obtained by maximizing the remaining latency
in Equations 1-6 over all possible values of the parameters.
Specifically, we set cbk to its maximum value max(tr, tw) +
tbus − 1 (a request was issued to bk the previous cycle), and
set kbank,r+kbank,w = M−1, kbus,r = kbus,w = 0 (requests to
bank bk generate larger delay, and there can only be one oldest
request for each of the M − 1 other requestors), yielding:
Δi(read) = M ·
(
max(tr, tw) + 2 · tbus − 1
)
. (7)
Repeating the analysis for a write request yields the same
bound. Hence, in our example, all request types have the
same static WCL bound; and since we treat all requestors
equally, the bound does not depend on the requestor either.
However, more complex arbitration schemes could differentiate
between request types [8], [15] or requestors [3], [7] based on
criticalities. The obtained bound is predictable, in the sense
that it is linear in the number of requestors; each requestor
contributes a latency term max(tr, tw)+ tbus, which represents
the worst-case intra-bank time, plus a blocking term tbus − 1,
which represents the price for allowing inter-bank parallelism.
Step (D): WCLator design. Consider again the oldest request
ri,j of Pi targeting bank bk at time t. To estimate its finish time
tfi,j , we enumerate a set of cases based on which request(s) (at
most one read and one write) could be serviced by a legal
command issued at time t. For each case, we compute a bound
to the remaining latency of ri,j , so that we can obtain t
f
i,j by
summing the remaining latency with t.
• (1) If ri,j is serviced, then its remaining latency is 1 cycle.
• (2) Otherwise, the remaining latency is computed by using
Equations 1-6 but with a modified value of some parame-
ters, as detailed in the sub-cases below, to account for the
command sent at t; this is possible because by definition the
WCLator computes tfi,j assuming that the RTA is selected
from t+ 1 onward.
• (2.1) If a request to bk is serviced, set cbk = tr + tbus or
cbk = tbus+tw, depending on the type of request; and subtract
one from kbank,r or kbank,w if it is the oldest request of a
requestor in hpi.
• (2.2) If a request to another bank is serviced, set either cr =
tbus or c
w = tbus, depending on the type of request; and
subtract one from kbus,r or kbus,w if it is the oldest request
of a requestor in hpi.
• (2.3) If neither sub-case (2.1) or (2.2) apply, then a NOP
is issued. In this case, no change is needed if the value of
cinit,r in Equation 1, or the value of cinit,rw in Equation 2, is
greater than zero; otherwise, add one to the latency computed
by the equation to account for the cycle wasted by issuing
the NOP .
At run-time and for each requestor Pi, the WCLator then uses
the set of legal commands L(S,R) to determine which cases
can apply; and takes tfi,j as the maximum over all such cases.
Here, sub-case (2.1) can be excluded if cbk > 0, or there is
no request targeting bk apart from ri,j in the request buffer;
combining such information with the state of the RR queue in
the RTA allows the WCLator to also determine whether kbank,r
or kbank,w should be decreased or not (note that if possible, the
latter case must be considered since it leads to higher latency).
Similar considerations hold for sub-case (2.2). The presented
design is well-suited for hardware implementation, because
each case for every requestor can be computed in parallel 3, and
the resulting tfi,j compared against di,j to determine if the HPA
can be selected. Hence, the complexity of the implementation
depends on the latency equations. As shown by Equations 1-2,
we argue that most analysis for predictable arbiters [4], [7], [8],
[12], [15] yield equations that involve adding terms, where each
term depends on an analysis parameter. This can be computed
efficiently in hardware by using one look-up table for each term,
and then cascading the results through a sequence of adders.
V. EVALUATION
We use MacSim [10], an x86 multi-processor architectural
simulator, to model the requestors in our evaluation. We incor-
porate eight 8-wide superscalars (i.e. it can process multiple
3To reduce area, an optimized implementation can merge cases that have
similar bounds and remove those with provably smaller latency.
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Fig. 5. Request latency of HPA, RTA, and Duetto.
instructions per cycle) cores clocked at 1GHz and implement
the case study in the open-source MCsim memory controller
simulator [16]. All cores share a bus connected to the multi-
banked memory, as explained in the case-study throughout
the paper. We employ two types of synthetic benchmarks:
latency-sensitive and bandwidth-oriented from IsolBench [17].
We run the non memory-intensive benchmark on the foreground
core and memory-intensive benchmarks on the background
cores. Memory requests are interleaved among all banks at the
granularity of a cache line (64 bytes).
Figure 5 delineates the processing latency of each request
under HPA, RTA and Duetto when all requestors contend for
access to N = 8 banks with a bus time tbus = 10 cycles
and processing time tr = tw = 30. For visualization reasons,
the figure only incorporates requests with latency longer than
150 cycles. The red line represents the static WCL bound. For
HPA, we observe large latency spikes throughout the execution.
This is because HPA prioritizes requests that target a ready
bank, which can starve (theoretically) or delay for a long time
(practically) requests targeting busy banks. RTA guarantees the
latency bound for all requests as expected. However, none
of the requests come close to the static WCL bound (392
cycles): this is because the static analysis must assume that
all requestors access the same bank at the same time, which is
unlikely in practice. Finally, for Duetto we used the minimum









requestor. Duetto stretches the latency of requests towards the
relative deadline (red line), allowing it to keep selecting the
HPA as long as possible.
We use the aggregate IPC of the workload over 8 cores as
a measure of performance. Figures 6 and 7 show the IPC of
RTA, HPA and Duetto normalized by the IPC of RTA, when
setting either tr = tw = 0 or tr = tw = 30. Notice that,
tr = tw = 0 implies the requestors only compete to access the
read/write buses, i.e. there is no bank parallelism. For Duetto
we first set all deadlines to the minimum possible value, and
then progressively increase them up to 3×Δi (200% increase).
From the figures, the performance of Duetto is already close to
HPA with the strictest latency requirements, and relaxing such
requirements further increases its performance until it matches
the HPA. Furthermore, bank parallelism improves the relative
performance of Duetto, as it increases the difference between
the static WCL bound and the dynamic bound. We have also
experimented by changing the number of banks and the way
that requests are interleaved, but due to space limitations we
omit such results as they show little variations in terms of the
relative performance between HPA, RTA, and Duetto.
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Fig. 6. IPC (tr = tw = 0).
Deadline Increment Steps(%)
















Fig. 7. IPC (tr = tw = 30).
VI. CONCLUSION AND FUTURE WORK
We introduced the Duetto reference model, a novel paradigm
for shared hardware resource management in real-time em-
bedded systems. By pairing a high-performance COTS arbiter
with a predictable real-time arbiter and dynamically switching
between the two at run-time, Duetto is able to overcome the
traditional trade-off between average case performance and
predictability. We believe that Duetto can be demonstrated on a
broad spectrum of resources, including DRAM and bus/cache.
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